Archive for October, 2009
Tuesday, October 27th, 2009
An apparatus has multiple sets of independently addressable interdigitated nanowires. Nanowires of a set are in electrical communication with other nanowires of the same set and are electrically isolated from nanowires of other sets.
Posted in Nano Technology | Comments Off
Tuesday, October 27th, 2009
Disclosed herein is a spin transistor including: a semiconductor substrate having a channel layer formed therein; first and second electrodes which are formed to be spaced apart from each other on the substrate at a predetermined distance along a longitudinal direction of the channel layer; a source and drain which ...
Posted in Nano Technology | Comments Off
Tuesday, October 27th, 2009
A luminous device and a method of manufacturing the luminous device are provided. The luminous device includes a light emitting layer and first and second electrodes connected to the light emitting layer. The light emitting layer is a strained nanowire.
Posted in Nano Technology | Comments Off
Tuesday, October 27th, 2009
A nanoelectromechanical (NEM) device and a method of making same employ a laterally extending nanowire. The nanowire is grown in place from a vertical side of a vertically extending support block that is provided on a horizontal surface of a substrate. The nanowire is spaced from the horizontal surface. The ...
Posted in Nano Technology | Comments Off
Tuesday, October 27th, 2009
Provided is a semiconductor light emitting diode that uses a silicon nano dot and a method of manufacturing the same. The semiconductor light emitting diode includes a light emitting layer that emits light; a hole injection layer formed on the light emitting layer; an electron injection layer formed on the ...
Posted in Nano Technology | Comments Off
Tuesday, October 27th, 2009
A process for synthesizing nanostructures is disclosed. The process involves forming a liquid crystalline template by combining a block copolymer, a first reactant in a polar phase, and a nonpolar phase, then contacting the template with a gas phase composed of a second reactant, under conditions effective to form nanostructures.
Posted in Nano Technology | Comments Off
Tuesday, October 27th, 2009
An electronic device includes a primary nanowire of a first conductivity type, and a secondary nanowire of a second conductivity type extending outwardly from the primary nanowire. A doped region of the second conductivity type extends from the secondary nanowire into at least a portion of the primary nanowire.
Posted in Nano Technology | Comments Off
Tuesday, October 27th, 2009
A method for producing metal nanoparticles that when associated with an analyte material will generate an amplified SERS spectrum when the analyte material is illuminated by a light source and a spectrum is recorded. The method for preparing the metal nanoparticles comprises the steps of (i) forming a water-in-oil microemulsion ...
Posted in Nano Technology | Comments Off
Tuesday, October 27th, 2009
A hetero-crystalline device structure and a method of making the same include a first layer and a nanostructure integral to a crystallite in the first layer. The first layer is a non-single crystalline material. The nanostructure is a single crystalline material. The nanostructure is grown on the first layer integral ...
Posted in Nano Technology | Comments Off
Tuesday, October 27th, 2009
A nanowire composite and a method of preparing the nanowire composite comprise a template having a plurality of hollow channels, nanowires formed within the respective channels of the template, and a functional element formed by removing a portion of the template so that one or more of the nanowires formed ...
Posted in Nano Technology | Comments Off
Methods of interfacing nanomaterials for the monitoring and execution of pharmaceutical manufacturing processes
Methods of interfacing nanomaterials used to monitor and execute the pharmaceutical manufacturing process are disclosed herein. The nanomaterials are useful to provide a plurality of analysis to the manufacturing process. Consequently, the methods provide a means to perform validation and quality manufacturing on an integrated level whereby pharmaceutical manufacturers can achieve data and product integrity and ultimately minimize cost.
Functional molecular device
A functional molecular device displaying its functions under the action of an electrical field is provided. A Louis base molecule, exhibiting positive dielectric constant anisotropy or exhibiting dipole moment along the long-axis direction of the Louis base molecule, is arrayed in the form of a pendant on an electrically conductive linear or film-shaped principal-axis molecule of a conjugated system, via a metal ion capable of acting as a Louis acid. The resulting structure is changed in conformation on application of an electrical field to exhibit its function. The electrically conductive linear or film-shaped principal-axis molecule and the Louis base molecule form a complex with the metal ion. On application of the electrical field, the Louis base molecule performs a swinging movement or a seesaw movement to switch the electrical conductivity of the principal-axis molecule. This molecule exhibits electrical characteristics which may be reversed depending on whether or not the molecule has been subjected to electrical field processing. A molecular device having a function equivalent to one of CMOS may be produced from one and the same material.
Superlattice nano-device and method for making same
A nanodevice ( 1 ) for a desired function includes a substrate ( 11 ), a one-dimensional nanostructure ( 12 ), a functional layer ( 20 ) having a desired function, a conductive thin film electrode ( 30 ), and an insulating layer ( 40 ). The one-dimensional nanostructure is operatively extends from the substrate. The functional layer surrounds at least a portion of the one-dimensional nanostructure. The conducting thin film electrode surrounds/encompasses the functional layer. The insulating layer is positioned between the substrate and the conductive thin film electrode, thereby electrically insulating the one from the other. Further, the nanodevice can incorporate one or more functional units 50 , each unit including a one-dimensional nanostructure and a respective functional layer. The units may or may not share the same conductive thin film electrode and/or insulating layer.
Superlattice nano-device and method for making same
A nanodevice ( 1 ) for a desired function includes a substrate ( 11 ), a one-dimensional nanostructure ( 12 ), a functional layer ( 20 ) having a desired function, a conductive thin film electrode ( 30 ), and an insulating layer ( 40 ). The one-dimensional nanostructure is operatively extends from the substrate. The functional layer surrounds at least a portion of the one-dimensional nanostructure. The conducting thin film electrode surrounds/encompasses the functional layer. The insulating layer is positioned between the substrate and the conductive thin film electrode, thereby electrically insulating the one from the other. Further, the nanodevice can incorporate one or more functional units 50 , each unit including a one-dimensional nanostructure and a respective functional layer. The units may or may not share the same conductive thin film electrode and/or insulating layer.
Optical semiconductor device and method of manufacturing the same
Provided is an optical semiconductor device, which includes a GaAs substrate (or a semiconductor substrate) 20 ; an n-type contact layer (or a doping layer) 21 formed on one surface 20 a of the GaAs substrate 20 ; an active layer 25 formed on top of the n-type contact layer 21 and including at least one quantum dot 23 ; a p-type contact layer (or a contact layer) 26 formed on top of the active layer 25 and being of an opposite conduction type to the n-type contact layer 21 ; an insulating layer 29 formed on top of the p-type contact layer 26 and including a first opening 29 a whose size is such that a contact region CR of the p-type contact layer 26 lies within the first opening 29 a ; a p-side electrode layer 33 c formed on top of the contact region CR of the p-type contact layer 26 and on top of the insulating layer 29 and including a second opening 33 a lying within the first opening 29 a ; and a n-side electrode layer (or a second electrode layer) 37 formed on the other surface 20 b of the GaAs substrate 20.